

Journal of VLSI Design and Signal Processing

CONTENTS

<i>Articles</i>	<i>Page No.</i>
1. Design and Analysis of a New Ultra Low Power Adiabatic VLSI Circuit <i>Chamak Ganguly, Saeed Hossen Rakib, Farhana Tasnim Aumio, Ariful Islam, S.M. Kifyat Kabir, Raihan Motalib, Satyendra N. Biswas</i>	1-12
2. Performance Comparison of Pseudo-p and Complementary OTFT-based Combinational Circuits <i>T. Marium, S. M. Ishraqul Huq, O. Lowna Baroi, S. Nath Biswas</i>	13-24
3. A Novel Channel Routing Using For Minimization of Cross Talk in VLSI <i>M.L.N. Acharyulu</i>	25-38
4. Development and Realization of a 4x4 Vedic Multiplier Utilizing Cadence Platform <i>M.V. Tejendra Prasad</i>	39-51
5. Implementation of Logarithmic Square Rooter Using Verilog <i>P. Pavithra</i>	52-59



JOVDSP