

1. Describe the evolution of Microprocessors.

During the evolution microprocessors advanced in 3 attributes.

- \* No: of transistors :- when transistors increase more logic circuits for implementing instructions are possible.
- \* Data Width :- It is the amount of data transferred through the internal bus of the processor and processed by ALU. When no: of bits in Data width increases the speed of the processor increases.
- \* Clock Speed :- It denotes the frequency of processing inside the processor.

The following table shows the Evolution of Intel chips.

NAME	YEAR	TRANSISTORS	DATA WIDTH	CLOCK SPEED
8080	1974	6,000	8 bits	2 MHz
8085	1976	6,500	8 bits	5 MHz
8086	1978	29,000	16 bits	5 MHz
8088	1979	29,000	8 bits	5 MHz
80286	1982	134,000	16 bits	5 MHz
80386	1985	275,000	32 bits	6 MHz
80486	1989	1,200,000	32 bits	16 MHz
PENTIUM	1993	3,100,000	32/64 bits	25 MHz
PENTIUM II	1997	7,500,000	64 bits	60 MHz
PENTIUM III	1999	9,500,000	64 bits	233 MHz
PENTIUM IV	2000	42,000,000	64 bits	450 MHz
				1.5 GHz

2. What do you mean by clock speed of a processor. What is the clock speed of 8086?
- \* Also known as clock rate.
  - \* Each processor depends on an external clock which generates clock cycles (clock ticks).
  - \* The rate of these clock ticks regulate and synchronizes processing.
  - \* The faster the clock, faster the processor.
  - \* It is expressed in MHz or GHz.
  - \* Clock speed of 8086 is  $f = 5 \text{ MHz}$  to  $10 \text{ MHz}$ . That means the time period of a single clock cycle is  $T = \frac{1}{10 \text{ MHz}} = 0.1 \mu\text{s}$ .

3. Describe the register organization of 8086.

- \* 8086 has two sets of Registers which are of 16 bits.
  - General Purpose registers
  - Special purpose registers.
- \* General Purpose Registers.
  - They are 16 bit registers.
  - They are AX, BX, CX & DX.
  - They can also be used as 8 bit registers.

AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL

8bit                    8bit

- \* These registers are used for all kind of arithmetic and logical operations.
- \* They have other special duties as follows.

Cx - default counter.

Bx - offset register.

Dx - Destination register.

### \* Special Purpose Registers.

They are.

- Segment Registers.
- Pointer Registers
- Index Registers.
- Flag Register.

### \* Segment Registers. - CS, DS, ES, SS

These are the 16 bit registers used to store the base address of each segment.

Base Address Registers	Segment.
CS	Code Segment.
DS	Data Segment.
ES	Extra Segment
SS	Stack Segment.

### \* Pointer Registers. - IP, BP & SP.

\* These registers act as pointers in particular segments.

\* These registers point to a location by storing its offset value.

- \* IP stores the offset value in code segment.
- \* BP & SP stores the offset value in Stack Segment.

#### \* Index Registers - DI, SI.

- There 16 bit registers are also used to store offset value.
- They are also used to store index values in indexed, based indexed and relative base indexed addressing modes.
- DI is used to store the offset of destination of data and SI is used to store the offset of source of data.

#### \* Flag Registers

- This is also a 16 bit register that contains flag bits that indicate results of computations in ALU.
- Some bits are used to control CPU operations.

[Draw the flag Registers and note down the bits.]

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	O	D	I	T	S	Z	X	Ac	X	P	X	Cy

O — Overflow flag

D — Direction flag

I — Interrupt flag

T — Trap flag

S — Sign flag

Z — Zero flag

Ac — Auxiliary carry flag

P — Parity flag

Cy — Carry flag

X — Not used

4. Explain the Segmented memory in 8086 (8 marks)

- The address bus of 8086 is 20 bits. So it can address  $2^{20}$  locations = 1 MByte locations (considering one location as 1 Byte)
- But the Registers, ALU and Data bus is only 16 bit.
- For appropriate use of 1MB space, the whole memory is divided into segments and each segment is of size 64 KB. 16 bits of the address is enough to address any location in this segment because  $2^{16} = 64$  Kilo bytes.
- There can be 16 such segments in the memory.
- To identify one of these 16 segments the remaining 4 bits of address is used. ( $2^4 = 16$ ), altogether which adds up to 20 bit address.
- This 20 bit address is calculated in the a special address conversion unit in 8086 from 16 bit registers.

a) How effective address is calculated in 8086 (2 marks).

The address in each segment ranges from 0000 to FFFF.

- The effective address is the original address that has to be used to address the memory which is 20 bit. (also known as physical address)

- The effective address is calculated from segment Base registers CS, DS, ES & SS & offset
- Segment Base register store the base address of each segment.
- The Segment base address is shifted four times towards left to obtain the 20 bit base address and is then added to offset address as shown below.

Segment Base address = 1005 H.


Offset address = 5555 H.

Segment address → 0001 0000 0000 0101  
 (Shifted four times left) → 0001 0000 0000 0101 0000 +  
 offset → 
$$\begin{array}{r} 01010101 \quad 0101 \quad 0101 \\ 0001 \quad 0101 \quad 0101 \quad 1010 \quad 0101 \\ \hline 1 \quad 5 \quad 5 \quad A \quad 5 \end{array}$$

The offset address can be in IP, BX, SI, DI, SP, BP or may be in instruction as 16 bit value.

- b) Describe the advantages of using Segmented memory.
- 1) Allows 1MB memory space even though the actual address to be handled is of 16 bit. (3 marks)
  - 2) Data Protection:- Allows Code, Data & Stack in different parts of the memory.

3) Provision for relocation:- Allows program and data to be put into different parts of the memory each program is executed.



5. Describe the architecture of 8086. (10 marks).

- 8086 is a 16 bit processor with 16 bit registers, that supports segmented memory with 20 bit addressing.
- The whole architecture of 8086 is divided into
  - a) BIU - Bus Interface unit.
  - b) EU - Execution Unit.

BIU - It contains circuit for physical address calculation and instruction byte queue. It has

- a) Address Conversion Mechanism - It has a shifter and an adder to calculate Physical address of an effective address.
- b) Segment Registers. - CS, DS, ES, SS
- c) Instruction Pointers. - IP.

- 11

#### d) 6 byte Prefetch queue.

EU :- It contains all logical units required for arithmetic & logical calculation in ALU.  
It contains the following

- a) 16 bit ALU
- b) 16 bit general Purpose registers - AX, BX, CX, DX
- c) 16 bit Pointer registers - SP & BP.
- d) 16 bit Index Registers - SI & DI
- e) Decoding Unit :- Decodes the opcode bytes issued from the instruction byte queue.
- f) Flag Register.
- g) Timing and Control circuit - it derives the necessary control signals to execute the instruction


Buses :- It connects different logical units in BIU and EU and also with external units. There are two types of buses.

#### a) Data bus :-

This carries data in between registers, ALU, queue and external devices. It is of 16 bit.

#### b) Address bus :-

It carries 20 bit address and is of 20 bits of size. It basically connects external memory and address conversion unit.



5. Explain the flag register of 8086. (6 marks) Clock and control signals

It has two functionalities:-

- Condition code or status flag
- Machine control flag.

Condition code flags:- It reflects the results of the operation performed by ALU.

Control flag:- It controls processor operations. They are direction flag (D), Interrupt flag (I) and Trap flag (T).

## Flags in Detail:-

S - Sign flag :- when the result of computation is -ve.

Z - Zero flag :- when result is zero or comparison matches.

P - Parity :- If the lower byte of the result contains even number of 1s.

C - Carry :- When there is a carry from MSB during addition or borrow during subtraction.

T - Trap :- Single step execution.

I - Interrupt :- Maskable interrupts can interrupt CPU only if I = 1.

D - Direction :- Used by String instruction.

when 0 > String is processed from lower address to higher address.

- Auto incrementing.

when 1 > - Auto decrementing -

O - overflow :- If the result of signed operation overflows to sign bit.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	O	D	I	T	S	Z	X	Ac	X	P	X	Cy

O - Overflow flag

D - Direction flag

I - Interrupt flag

T - Trap flag

S - Sign flag

Z - Zero flag

Ac - Auxiliary carry flag

P - Parity flag

Cy - Carry flag

X - Not used

7. Explain the signals of 8086 with its pin configuration. (10 marks)

8086 processor is packaged in 40 bit Ceramic Dual In line package or plastic package.

The pins of 8086 are of three category:

- Pins that pass signals having common function
- Signals that have special function during minimum mode.
- Signals that have special function during maximum mode.

	8086	Maximum mode	Minimum mode
GND	1	40	VCC
AD <sub>14</sub>	2	39	AD <sub>15</sub>
AD <sub>13</sub>	3	38	A <sub>16</sub> /S <sub>3</sub>
AD <sub>12</sub>	4	37	A <sub>17</sub> /S <sub>4</sub>
AD <sub>11</sub>	5	36	A <sub>18</sub> /S <sub>5</sub>
AD <sub>10</sub>	6	35	A <sub>19</sub> /S <sub>6</sub>
AD <sub>9</sub>	7	34	BHE/S <sub>7</sub>
AD <sub>8</sub>	8	33	MN/MX
AD <sub>7</sub>	9	32	RD
AD <sub>6</sub>	10	31	RQ/GT <sub>0</sub> (HOLD)
AD <sub>5</sub>	11	30	RQ/GT <sub>1</sub> (HLDA)
AD <sub>4</sub>	12	29	LOCK (WR)
AD <sub>3</sub>	13	28	S <sub>2</sub> (M/I/O)
AD <sub>2</sub>	14	27	S <sub>1</sub> (DT/R)
AD <sub>1</sub>	15	26	S <sub>0</sub> (DEN)
AD <sub>0</sub>	16	25	QS <sub>0</sub> (ALE)
NMI	17	24	QS <sub>1</sub> (INTA)
INTR	18	23	TEST
CLK	19	22	READY
GND	20	21	RESET

- AD<sub>15</sub> - AD<sub>0</sub> - Time multiplexed address / data lines.  
 - Address available during T<sub>1</sub>  
 - Data " during T<sub>2</sub>, T<sub>3</sub>, T<sub>4</sub> & T<sub>5</sub>

$A_{19}/S_6$ ,  $A_{18}/S_5$ ,  $A_{17}/S_4$ ,  $A_6/S_3$

- These are time multiplexed address/status line.
- Address available during  $T_1$ ,  
" "  $T_2$ ,  $T_3$ ,  $T_W$  &  $T_4$ .
- Status " "

$S_4$	$S_3$	Indication
0	0	Alternate Data.
0	1	Stack
1	0	Code or None.
1	1	Data.

- $S_3$  &  $S_4$  together shows which segment is used.

$S_5$  - denotes status of I flag.

$S_6$  - Always low.

$\overline{BHE}/S_7$  - Bus high enable / Status.

- Combination of  $BHE$  and  $A_0$  denotes which memory bank is selected during  $T_1$ .
- $S_7$  is available during  $T_2$ ,  $T_3$ ,  $T_W$  &  $T_4$  which is not used.

$\overline{BHE}$	$A_0$	Indication
0	0	Whole word
0	1	Upper byte from or to odd address.
1	0	Lower byte from or to even address.
1	1	None.

$\overline{RD}$  - Read.

- Reading from Memory or Peripheral device.

$\overline{WR}$  - Write.

- Writing to Memory or Peripheral device.

### READY -

- acknowledgement from slow devices or memory that have completed data transfer.

### INTR - Interrupt Request.

- level triggered interrupt pin.
- hardware interrupt.
- Maskable using 1 bit in flag.

### NMI - Non Maskable Interrupt.

- Non Maskable.
- Edge triggered.
- High Priority.
- hardware Interrupt.

### TEST -

- Examined by WAIT instruction.
- If TEST is low execution continues, otherwise goes into idle state.

### RESET

- To restart the processor execution from FFFF0H.
- The signal should be high active atleast for 4 clock cycles.

### CLK - Clock.

- Provides basic timing for processor operation.

Vcc - +5V

GND. - Ground.

MN/MX - It decides whether the processor works in minimum mode or maximum mode.

Pin functions for minimum mode operation .

- M/I $\bar{O}$  - If high Memory operation  
If low IO operation .
- INTA - Interrupt acknowledge .
- ALE - Address latch enable .  
- The signal that latches address bits in 74LS373 latches during T<sub>1</sub> and makes the AD<sub>0</sub> - AD<sub>20</sub> ready for data/status transfer .

- D $T/R$  - Data transmit / Receive .  
- If high it denotes processor sends out data  
- If low " receive the data .

- DEN - Data Enable .  
- denotes the availability of data during T<sub>2</sub> to T<sub>4</sub> .

- HOLD - Indicates another master is requesting processor bus .

- HLDA - If the processor releases its bus to external device .

Conditions to release bus .

- 1) Request occurs before T<sub>2</sub> of current cycle .
- 2) Current cycle is not operating over lower byte of a word .
- 3) Current cycle is not a Interrupt ack .
- 4) Lock is not executed .

Pin functions for maximum mode operation.

$S_2$	$S_1$	$S_0$	Indication
0	0	0	Interrupt acknowledge.
0	0	1	Read I/O Port.
0	1	0	Write I/O Port
0	1	1	Halt.
1	0	0	Code access.
1	0	1	Read Memory
1	1	0	Write Memory
1	1	1	Passthru.

LOCK :-

It indicates that other bus masters will be prevented from gaining access the processor bus.

$Q_{S0}, Q_{S1}$  - Queue Status.

- Denotes the status of the Prefetch Queue.

$Q_{S1}$	$Q_{S0}$	Indicator
0	0	No operation.
0	1	1st byte of the opcode from queue.
1	0	Empty queue.
1	1	Subsequent byte from queue.

$\overline{RQ}/\overline{GT}_0$ ,  $\overline{RQ}/\overline{GT}_1$  - Request Grant.

- It request the process bus from other CPU by other bus masters.
- If the request is granted it is notified through signal GT.
- $RQ/GT_0$  is having high priority.

8. Explain pipelining is performed in 8086?

- Pipelining is prefetching of instruction while the processor is executing another instruction.
- These prefetched instructions are kept in a 6 byte queue in 8086.
- BIU does this prefetching and EU does execution and both can work independently.
- In 8086 few instructions are 1 byte and 2 byte. The length of instruction will goes upto 6 byte. The queue can accommodate this.
- The queue is updated (push the element to front) whenever a byte is emptied.
- The fetch of instruction happens only if two bytes are empty.
- The QSO and QSI are queue status bits that denotes the operation performed.

9. Describe the Physical Memory Organisation of 8086 (5marks)

1MB Space supported by 8086 is divided into odd address bank and even address banks.




Fig. 1.7 Physical Memory Organisation


- Byte data through even address is transferred through D<sub>7</sub> - D<sub>0</sub>.
- Byte data through odd address is transferred through D<sub>8</sub> - D<sub>15</sub>.
- The instructions can be of 1 byte, 2 bytes or more than that.
- If we want access a single instruction of 2 bytes in a single cycle we have to keep that in memory starting from even first even address fetch instruction and then D<sub>8</sub> - D<sub>15</sub> fetches the second byte.
- Signals BHE & Ao denotes which bank is currently accessed.
- It also provides provision to access single bytes either from odd address or even address.

10. How 16 addressing is done in 8086? (3 marks)

- No. of bits in address is 16 bits.
- So the no. of addresses possible or the no. of 16 registers that can be addressed is  $2^{16} = 64K$
- These 16 bit address can be provided through A<sub>0</sub> - A<sub>15</sub> for T<sub>1</sub>.
- During T<sub>0</sub> A<sub>16</sub> - A<sub>19</sub> are in logic 0.
- During T<sub>2</sub>, T<sub>3</sub>, T<sub>5</sub> and T<sub>4</sub> 16 address is latched by ALE.

11. Illustrate the logical circuit connection for the multiplexed system bus in 8086? (5 marks)


- 8086 has 20 bit multiplexed Address/Data Bus. -  $A_{16}/S_3 - A_{19}/S_6$
- At T,  $A_0 - A_{15}$  and  $A_{16} - A_{19}$  transfer address.
- During  $T_2, T_3, T_W$  and  $T_4$   $A_0 - A_{15}$  function as  $D_0 - D_{15}$  and transfer Data.
- During  $T_2, T_3, T_W$  and  $T_4$   $A_{16} - A_{19}$  - function as status lines  $S_3, S_4, S_5, S_6$
- After T, since the system bus change its functionality it store this address when processor gives ALE signal. The address bits are stored in latches as shown below.



Latching 20-Bit Address of 8086

12. Explain the minimum mode operation of 8086.  
(10 marks)

- In minimum mode operation there will be only a single processor.
- The other logical units along with this processor are latches, transceivers, clock generator, memory and I/O devices. Chip selection logic is also used. The complete connection in minimum mode operation is shown below.
- In minimum mode operation MN/MX pin is set to 1.



## Functionalities of additional chips :-

1. CLK - That provides clock signal to 8086.
2. DMUX - That multiflexes M/IO, RD, WR signals to generate


$\overline{MRD}$  - Memory Read.

$\overline{IORD}$  - IO Read

$\overline{MWK}$  - Memory Write.

$\overline{IOWR}$  - IO Write.

The internal ckt can be as follows:-



3. 74 LS 373 Latches:-

To latch the address bits after receiving ALE signal.

4. CS Logic - chip Select

To select RAM and ROM

$\overline{CSE}$  - To select Even memory of ROM or RAM

$\overline{CS}$  - To select odd memory of ROM or RAM.

5. Transceivers - 74245

- Bidirectional buffers or data amplifiers.

- It separate data from address bus.



- It works according to the signal DEN and DT/R
- DEN denotes data is available
- DT/R denotes to collect data from 8086 or to give data to data bus.

DT means 8086 ready to transfer.  
 $\bar{R}$  means " receive".


## 6. RAM, ROM and I/O chips.

- for memory and I/O.

The timing diagram describes the 8086 operation in minimum mode.




Bus Request and Bus Grant Timings in Minimum Mode System





Write Cycle Timing Diagram for Minimum Mode Operation

13. Explain the maximum mode operation of 8086 (10 marks)
- 8086 operates in maximum mode by bypassing MN/MX logic
  - In maximum mode there will be more than one processor.



Maximum Mode 8086 System



- the system configuration in 8086 is shown in figure.
- 1) the control signals required for Memory and I/O operations are generated with 8086 Bus Controllers. It uses  $S_0, S_1, S_2$  of 8086 to generate the following commands:

- MRDC - Memory Read Command
- MWTC - Memory Write Command
- IORC - I/O Read Command
- IOWC - I/O Write Command

Advanced Signals (activated one clock cycle earlier)

- AIOWC - Advanced I/O Write
- AMWTC - Advanced Memory Write

14. What is the difference between maximum mode and minimum mode operation of 8086.

#### MAXIMUM MODE

- MN/M<sub>R</sub> connected to ground
- There are multiple processors.
- Control signals for Memory and I/O has to be generated through an external bus controller.
- More expensive
- Control signals available are Q<sub>81</sub>, Q<sub>80</sub>, S<sub>2</sub>, S<sub>1</sub>, S<sub>0</sub>, LOCK, RQ/GT<sub>O</sub>, RQ/GT<sub>I</sub>

#### MINIMUM MODE

- MN/M<sub>R</sub> connected to +5V
- There is only a single processor.
- Control signals are generated by 8086.
- Least expensive.
- Minimum mode signals are INTA, ALE, DT/R, DEN, M/I<sub>O</sub>, WR, HOLD, HLDA.

15. Compare 8086 and 8088.

- There was a need for an 8 bit processor that works along with other 8 bit peripherals but with a programming facility provided by 8086. And thus 8088 was produced.

#### 8086

- Data bus is 16 bits
- Available clock speeds - 5 MHz, 8 MHz & 10 MHz.
- Memory Capacity - 512 kB
- It has M/I<sub>O</sub> pin
- It has BHE signal
- It can read 8bit or 16bit
- 6 byte queue
- Memory is divided into banks
- Maximum supply current is 360 mA

#### 8088

- Data bus is 8 bits.
- 5 MHz, 8 MHz
- 1 MB
- While 8086 has M/I<sub>O</sub> pin
- It has Status Signal (SS0)
- It can read only 8bit
- 4 byte queue.
- No banks in memory.
- 340 mA.